

Fig. 3

Fig. 4 is a block diagram of a 32-bit shift register. The shift register is composed of a series of 32 D-type flip-flops (101) connected in a chain. The output of each flip-flop is connected to the input of the next flip-flop. The shift register is controlled by a Clock signal and a Reset signal. The output of the shift register is labeled DATA OUT.




Fig. 4




Fig. 5